Explore projects

XiBIF - Xilinx Board Interface IP -- Simple bridge between Python and Programmable Logic (PL) in a Xilinx SoC, such as a Zynq-7000.

action server to plan pose-to-pose splines

Übungen zum Modul Data Engineering

Firmware for AvaNode Sensors priveded by Alpine Guard project.

controls the spath splines and sets twist message

Python Library with AutPy utilities