X

XiBIF

Project information

XiBIF - Xilinx Board Interface IP -- Simple bridge between Python and Programmable Logic (PL) in a Xilinx SoC, such as a Zynq-7000.

759 Commits
7 Branches
36 Tags
26 Releases

README
MIT License
GitLab Pages

Created on

November 05, 2020

Loading