Skip to content

GitLab

Explore

Sign in

X

XiBIF

Project information

XiBIF - Xilinx Board Interface IP -- Simple bridge between Python and Programmable Logic (PL) in a Xilinx SoC, such as a Zynq-7000.

606 Commits
5 Branches
31 Tags
21 Releases

README
MIT License
GitLab Pages

Created on

November 05, 2020

Loading