Explore projects

XiBIF - Xilinx Board Interface IP -- Simple bridge between Python and Programmable Logic (PL) in a Xilinx SoC, such as a Zynq-7000.

controls the spath splines and sets twist message

action server to plan pose-to-pose splines

Übungen zum Modul Data Engineering

Python Library with AutPy utilities

Predictive models:

water consumption soil humidity

Python module to interact with the WABEsense datalogger